
Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.

**.022”**

****

**.022”**

**Top Material: Al**

**Backside Material: Au**

**Bond Pad Size: .003 X .005” min.**

**Backside Potential: COLLECTOR**

**Mask Ref: CP720**

**APPROVED BY: DK DIE SIZE .022” X .022” DATE: 7/19/22**

**MFG: CENTRAL SEMI THICKNESS .009” P/N: MPSA56**

**DG 10.1.2**

#### Rev B, 7/19/02